VLSI Architectures for Modern Error-Correcting Codes
Title | VLSI Architectures for Modern Error-Correcting Codes PDF eBook |
Author | Xinmiao Zhang |
Publisher | CRC Press |
Pages | 387 |
Release | 2017-12-19 |
Genre | Technology & Engineering |
ISBN | 1351831224 |
Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optical communications, Flash memories, computer hard drives, sensor networks, and deep-space probing. New-generation and emerging applications demand codes with better error-correcting capability. On the other hand, the design and implementation of those high-gain error-correcting codes pose many challenges. They usually involve complex mathematical computations, and mapping them directly to hardware often leads to very high complexity. VLSI Architectures for Modern Error-Correcting Codes serves as a bridge connecting advancements in coding theory to practical hardware implementations. Instead of focusing on circuit-level design techniques, the book highlights integrated algorithmic and architectural transformations that lead to great improvements on throughput, silicon area requirement, and/or power consumption in the hardware implementation. The goal of this book is to provide a comprehensive and systematic review of available techniques and architectures, so that they can be easily followed by system and hardware designers to develop en/decoder implementations that meet error-correcting performance and cost requirements. This book can be also used as a reference for graduate-level courses on VLSI design and error-correcting coding. Particular emphases are placed on hard- and soft-decision Reed-Solomon (RS) and Bose-Chaudhuri-Hocquenghem (BCH) codes, and binary and non-binary low-density parity-check (LDPC) codes. These codes are among the best candidates for modern and emerging applications due to their good error-correcting performance and lower implementation complexity compared to other codes. To help explain the computations and en/decoder architectures, many examples and case studies are included. More importantly, discussions are provided on the advantages and drawbacks of different implementation approaches and architectures.
High-speed VLSI Architectures for Error-correcting Codes and Cryptosystems
Title | High-speed VLSI Architectures for Error-correcting Codes and Cryptosystems PDF eBook |
Author | Xinmiao Zhang |
Publisher | |
Pages | 346 |
Release | 2005 |
Genre | |
ISBN |
Efficient VLSI Architectures for Error-correcting Coding
Title | Efficient VLSI Architectures for Error-correcting Coding PDF eBook |
Author | Tong Zhang |
Publisher | |
Pages | 242 |
Release | 2002 |
Genre | |
ISBN |
Fundamentals of Classical and Modern Error-Correcting Codes
Title | Fundamentals of Classical and Modern Error-Correcting Codes PDF eBook |
Author | Shu Lin |
Publisher | Cambridge University Press |
Pages | 844 |
Release | 2021-12-09 |
Genre | Technology & Engineering |
ISBN | 1009080563 |
Using easy-to-follow mathematics, this textbook provides comprehensive coverage of block codes and techniques for reliable communications and data storage. It covers major code designs and constructions from geometric, algebraic, and graph-theoretic points of view, decoding algorithms, error control additive white Gaussian noise (AWGN) and erasure, and dataless recovery. It simplifies a highly mathematical subject to a level that can be understood and applied with a minimum background in mathematics, provides step-by-step explanation of all covered topics, both fundamental and advanced, and includes plenty of practical illustrative examples to assist understanding. Numerous homework problems are included to strengthen student comprehension of new and abstract concepts, and a solutions manual is available online for instructors. Modern developments, including polar codes, are also covered. An essential textbook for senior undergraduates and graduates taking introductory coding courses, students taking advanced full-year graduate coding courses, and professionals working on coding for communications and data storage.
VLSI Architectures For Soft-Decision Decoding Of Reed-Solomon Codes
Title | VLSI Architectures For Soft-Decision Decoding Of Reed-Solomon Codes PDF eBook |
Author | Jiangli Zhu |
Publisher | LAP Lambert Academic Publishing |
Pages | 184 |
Release | 2012 |
Genre | |
ISBN | 9783659239427 |
Error-correcting coding has become one integral part in nearly all the modern data transmission and storage systems. Due to the powerful error-correcting capability, Reed-Solomon (RS) codes are among the most extensively used error-correcting codes with applications in wireless communications, deep-space probing, magnetic and optical recording, and digital television. Traditional hard-decision decoding (HDD) algorithms of RS codes can correct as many symbol errors as half the minimum distance of the code. Recently, much attention has been paid to algebraic soft-decision decoding (ASD) algorithms of RS codes. These algorithms incorporate channel probabilities into an algebraic interpolation process. As a result, significant coding gain can be achieved with a complexity that is polynomial in codeword length. Practical ASD algorithms include the Koetter-Vardy, low-complexity Chase (LCC) and bit-level generalized minimum distance (BGMD) decodings. This book focuses on the design of efficient VLSI architectures for ASD decoders.
Low Complexity, High Speed VLSI Architectures for Error Correction Decoders
Title | Low Complexity, High Speed VLSI Architectures for Error Correction Decoders PDF eBook |
Author | Yanni Chen |
Publisher | |
Pages | 294 |
Release | 2003 |
Genre | |
ISBN |
VLSI Architectures and Associated CAD Algorithms for High Performance LDPC Codecs
Title | VLSI Architectures and Associated CAD Algorithms for High Performance LDPC Codecs PDF eBook |
Author | Marghoob Mohiyuddin |
Publisher | |
Pages | 82 |
Release | 2004 |
Genre | |
ISBN |
Error correcting codes are widely used in digital communication and storage applications. Traditionally, codec implementation complexity has been measured with a software implementation in mind. We address the VLSI implementation issues for the design of a class of error correcting codes - Low Density Parity Check Codes (LDPCs). Keeping hardware implementation issues in mind, we propose a heuristic algorithm to design an LDPC code. We also motivate the case for multi-rate LDPC coding/decoding and propose a reconfigurable VLSI architecture for multirate LDPC decoders. In addition, we describe a heuristic algorithm that computes an effective LDPC code of any given rate which by construction can be implemented on our reconfigurable LDPC decoder