Stress Management for 3D ICS Using Through Silicon Vias:
Title | Stress Management for 3D ICS Using Through Silicon Vias: PDF eBook |
Author | Ehrenfried Zschech |
Publisher | American Institute of Physics |
Pages | 0 |
Release | 2011-11-23 |
Genre | Science |
ISBN | 9780735409385 |
Scientist and engineers as well as graduate students in the fields of This conference will be of interest to anyone involved in Physics, Electrical Engineering, Materials Science and Engineering, Reliability and Quality Management, both in industry and academia. One current challenge to micro- and nanoelectronics is the understanding of stress-related phenomena in 3D IC integration. Stresses arising in 3D TSV interconnects and in the surrounding materials due to thermal mismatch, microstructure changes or process integration can lead to performance reduction, reliability-limiting degradation and failure of microelectronic products. Understanding stress-related phenomena in new materials used for 3D integration and packaging, particularly using through silicon vias and microbumps, is critical for future microelectronic products. Management of mechanical stress is one of the key enablers for the successful implementation of 3D-integrated circuits using through silicon vias (TSVs). The potential stress-related impact of the 3D integration process on the device characteristics must be understood and shared, and designers need a solution for managing stress. The Proceedings summarize new research results and advances in basic understanding of stress-induced phenomena in 3D IC integration. Modelling and simulation capabilities as well as materials characterization are demonstrated to evaluate the effect of stress on product performance.
Stress Management for 3D ICs Using Through Silicon Vias
Title | Stress Management for 3D ICs Using Through Silicon Vias PDF eBook |
Author | Ehrenfried Zschech |
Publisher | |
Pages | 175 |
Release | 2011 |
Genre | |
ISBN |
SEMATECH Workshop on Stress Management for 3D ICs Using Through Silicon Vias 2010
Title | SEMATECH Workshop on Stress Management for 3D ICs Using Through Silicon Vias 2010 PDF eBook |
Author | |
Publisher | |
Pages | 203 |
Release | 2010 |
Genre | Strains and stresses |
ISBN | 9781617822407 |
Second SEMATECH Workshop on Stress Management for 3D ICs Using Through Silicon Vias 2010
Title | Second SEMATECH Workshop on Stress Management for 3D ICs Using Through Silicon Vias 2010 PDF eBook |
Author | |
Publisher | |
Pages | 176 |
Release | 2010 |
Genre | Strains and stresses |
ISBN | 9781617822414 |
Through-Silicon Vias for 3D Integration
Title | Through-Silicon Vias for 3D Integration PDF eBook |
Author | John H. Lau |
Publisher | McGraw Hill Professional |
Pages | 513 |
Release | 2012-08-05 |
Genre | Technology & Engineering |
ISBN | 0071785159 |
A comprehensive guide to TSV and other enabling technologies for 3D integration Written by an expert with more than 30 years of experience in the electronics industry, Through-Silicon Vias for 3D Integration provides cutting-edge information on TSV, wafer thinning, thin-wafer handling, microbumping and assembly, and thermal management technologies. Applications to highperformance, high-density, low-power-consumption, wide-bandwidth, and small-form-factor electronic products are discussed. This book offers a timely summary of progress in all aspects of this fascinating field for professionals active in 3D integration research and development, those who wish to master 3D integration problem-solving methods, and anyone in need of a low-power, wide-bandwidth design and high-yield manufacturing process for interconnect systems. Coverage includes: Nanotechnology and 3D integration for the semiconductor industry TSV etching, dielectric-, barrier-, and seed-layer deposition, Cu plating, CMP, and Cu revealing TSVs: mechanical, thermal, and electrical behaviors Thin-wafer strength measurement Wafer thinning and thin-wafer handling Microbumping, assembly, and reliability Microbump electromigration Transient liquid-phase bonding: C2C, C2W, and W2W 2.5D IC integration with interposers 3D IC integration with interposers Thermal management of 3D IC integration 3D IC packaging
Through Silicon Vias
Title | Through Silicon Vias PDF eBook |
Author | Brajesh Kumar Kaushik |
Publisher | CRC Press |
Pages | 232 |
Release | 2016-11-30 |
Genre | Science |
ISBN | 1498745539 |
Recent advances in semiconductor technology offer vertical interconnect access (via) that extend through silicon, popularly known as through silicon via (TSV). This book provides a comprehensive review of the theory behind TSVs while covering most recent advancements in materials, models and designs. Furthermore, depending on the geometry and physical configurations, different electrical equivalent models for Cu, carbon nanotube (CNT) and graphene nanoribbon (GNR) based TSVs are presented. Based on the electrical equivalent models the performance comparison among the Cu, CNT and GNR based TSVs are also discussed.
Microstructure and Processing Effects on Stress and Reliability for Through-silicon Vias (TSVs) in 3D Integrated Circuits
Title | Microstructure and Processing Effects on Stress and Reliability for Through-silicon Vias (TSVs) in 3D Integrated Circuits PDF eBook |
Author | Tengfei Jiang |
Publisher | |
Pages | 320 |
Release | 2015 |
Genre | |
ISBN |
Copper (Cu) Through-silicon via (TSV) is a key enabling element that provides the vertical connection between stacked dies in three-dimensional (3D) integration. The thermal expansion mismatch between Cu and Si induces complex stresses in and around the TSV structures, which can degrade the performance and reliability of 3DICs and are key concerns for technology development. In this dissertation, the effects of Cu microstructure and processing conditions on the stress characteristics and reliability of the TSV structure are studied. First, the stress characteristics of Cu TSV structures are investigated using the substrate curvature method. The substrate curvature measurement was supplemented by microstructure and finite element analyses (FEA) to investigate the mechanisms for the linear and nonlinear stress-temperature behaviors observed for the TSV structure. Implications of the near surface stress on carrier mobility change and device keep-out zone (KOZ) are discussed. Second, via extrusion, an important yield and reliability issue for 3D integration, is analyzed. Synchrotron x-ray microdiffraction technique was introduced for direct measurements of local stress and material behaviors in and around the TSV. Local plasticity near the top of the via was observed which provided direct experimental evidence to support the plasticity mechanism of via extrusion. An analytical model and FEA were used to analyze via extrusion based on local plasticity. Next, the effect of Cu microstructure effect on the thermomechanical behaviors of TSVs is investigated. The contribution from grain boundary and interfacial diffusion on via extrusion and the relaxation mechanisms are discussed. Potential approaches to minimize via extrusion are proposed. Finally, the stress characteristics of 3D die stack structures are studied using synchrotron x-ray microdiffraction. High resolution stress mappings were performed and verified by finite element analysis (FEA). FEA was further developed to estimate the stress effect on device mobility changes and the warpage of the integrated structure.