The study of Silicone Germanium strained layers has broad implications for material scientists and engineers, in particular those working on the design and modelling of semi-conductor devices. Since the publication of the original volume in 1994, there has been a steady flow of new ideas, new understanding, new Silicon-Germanium (SiGe) structures and new devices with enhanced performance. Written for both students and senior researchers, the 2nd edition of Silicon-Germanium Strained Layers and Heterostructures provides an essential up-date of this important topic, describing in particular the recent developments in technology and modelling.* Fully-revised and updated 2nd edition incorporating important recent breakthroughs and a complete literature review* The extensive bibliography of over 400 papers provides a comprehensive and coherent overview of the subject* Appropriate for students and senior researchers

Issues relating to the high-K gate dielectric are among the greatest challenges for the evolving International Technology Roadmap for Semiconductors (ITRS). More than just an historical overview, this book will assess previous and present approaches related to scaling the gate dielectric and their impact, along with the creative directions and forthcoming challenges that will define the future of gate dielectric scaling technology. Topics include: an extensive review of Moore's Law, the classical regime for SiO2 gate dielectrics; the transition to silicon oxynitride gate dielectrics; the transition to high-K gate dielectrics (including the drive towards equivalent oxide thickness in the single-digit nanometer regime); and future directions and issues for ultimate technology generation scaling. The vision, wisdom, and experience of the team of authors will make this book a timely, relevant, and interesting, resource focusing on fundamentals of the 45 nm Technology Generation and beyond.

The boom of mobile communications leads to an increasing request of low cost and low power mixed mode integrated circuits. Maturity of SOI technology, and recent progresses of MOSFET's microwave performances, explain the success of silicon as compared to III-V technologies for low-cost multigigahertz analog applications. The design of efficient circuits requires accurate, wide-band models for both active and passive elements. Within this frame, passive and active components fabricated in SOI technologies have been studied. Various topologies of integrated transmission lines, like Coplanar Waveguides or thin film microstrip lines, have been analyzed. Also, a new physical model of integrated inductors has been developed. This model, based on a coupled line analysis of square spiral inductors, is scalable and independent of the technology used. Inductors with various spacing between strips, conductor widths, or number of turns can be simulated on different multi-layered substrates. Each layer that composes the substrate is defined using its electrical properties (permittivity, permeability, conductivity). The performances of integrated sub-micron MOSFETs are analyzed. New alternative structures of transistor (the Graded Channel MOSFET and the Dynamic Threshold MOSFET) are proposed to increase the performances of a CMOS technology for for analog, low power, low voltage, and microwave applications. They are studied from Low to High frequency. The graded channel MOSFET is an asymmetric doped channel MOSFET's which bring solutions for the problems of premature drain break-down, hot carrier effects, and threshold voltage (Vth) roll-off issues in deep submicrometer devices. The GCMOS processing is fully compatible with the conventional SOI MOSFET process flow, with no additional steps needed. The dynamic threshold voltage MOS is a MOS transistor for which the gate and the body channel are tied together. All DTMOS electrical properties can be deduced from standard MOS theory by introducing Vbs = Vgs. The main advantage of DTMOS over conventional MOS is its higher drive current at low bias conditions. To keep the body to source current as low as possible, the body bias voltage must be kept lower than 0.7 V. It seems obvious that the DTMOS transistor is an attractive component for low voltage applications.