A hierarchical model of logic circuits for test generation
Title | A hierarchical model of logic circuits for test generation PDF eBook |
Author | Université de Montréal. Département d'Informatique et de Recherche Opérationnelle |
Publisher | |
Pages | |
Release | 1980 |
Genre | |
ISBN |
Hierarchical Modeling for VLSI Circuit Testing
Title | Hierarchical Modeling for VLSI Circuit Testing PDF eBook |
Author | Debashis Bhattacharya |
Publisher | Springer Science & Business Media |
Pages | 168 |
Release | 2012-12-06 |
Genre | Computers |
ISBN | 1461315271 |
Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.
Hierarchical Modeling and test generation for digital circuits
Title | Hierarchical Modeling and test generation for digital circuits PDF eBook |
Author | |
Publisher | |
Pages | |
Release | 1990 |
Genre | |
ISBN |
Test Generation for Combinational Logic Circuits Using Information Theory
Title | Test Generation for Combinational Logic Circuits Using Information Theory PDF eBook |
Author | Yusuf Murat Erten |
Publisher | |
Pages | 72 |
Release | 1983 |
Genre | |
ISBN |
An Introduction to Logic Circuit Testing
Title | An Introduction to Logic Circuit Testing PDF eBook |
Author | Parag K. Lala |
Publisher | Morgan & Claypool Publishers |
Pages | 111 |
Release | 2009 |
Genre | Computers |
ISBN | 1598293508 |
An Introduction to Logic Circuit Testing provides a detailed coverage of techniques for test generation and testable design of digital electronic circuits/systems. The material covered in the book should be sufficient for a course, or part of a course, in digital circuit testing for senior-level undergraduate and first-year graduate students in Electrical Engineering and Computer Science. The book will also be a valuable resource for engineers working in the industry. This book has four chapters. Chapter 1 deals with various types of faults that may occur in very large scale integration (VLSI)-based digital circuits. Chapter 2 introduces the major concepts of all test generation techniques such as redundancy, fault coverage, sensitization, and backtracking. Chapter 3 introduces the key concepts of testability, followed by some ad hoc design-for-testability rules that can be used to enhance testability of combinational circuits. Chapter 4 deals with test generation and response evaluation techniques used in BIST (built-in self-test) schemes for VLSI chips. Table of Contents: Introduction / Fault Detection in Logic Circuits / Design for Testability / Built-in Self-Test / References
Geographic Information Systems: Concepts, Methodologies, Tools, and Applications
Title | Geographic Information Systems: Concepts, Methodologies, Tools, and Applications PDF eBook |
Author | Management Association, Information Resources |
Publisher | IGI Global |
Pages | 2281 |
Release | 2012-09-30 |
Genre | Technology & Engineering |
ISBN | 1466620390 |
Developments in technologies have evolved in a much wider use of technology throughout science, government, and business; resulting in the expansion of geographic information systems. GIS is the academic study and practice of presenting geographical data through a system designed to capture, store, analyze, and manage geographic information. Geographic Information Systems: Concepts, Methodologies, Tools, and Applications is a collection of knowledge on the latest advancements and research of geographic information systems. This book aims to be useful for academics and practitioners involved in geographical data.
System-level Test and Validation of Hardware/Software Systems
Title | System-level Test and Validation of Hardware/Software Systems PDF eBook |
Author | Matteo Sonza Reorda |
Publisher | Springer Science & Business Media |
Pages | 187 |
Release | 2006-03-30 |
Genre | Technology & Engineering |
ISBN | 1846281458 |
New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers. SOC is also reshaping approaches to test and validation activities. These are beginning to migrate from the traditional register-transfer or gate levels of abstraction to the system level. Until now, test and validation have not been supported by system-level design tools so designers have lacked the infrastructure to exploit all the benefits stemming from the adoption of the system level of abstraction. Research efforts are already addressing this issue. This monograph provides a state-of-the-art overview of the current validation and test techniques by covering all aspects of the subject including: modeling of bugs and defects; stimulus generation for validation and test purposes (including timing errors; design for testability.