VLSI Placement and Global Routing Using Simulated Annealing
Title | VLSI Placement and Global Routing Using Simulated Annealing PDF eBook |
Author | Carl Sechen |
Publisher | Springer Science & Business Media |
Pages | 298 |
Release | 2012-12-06 |
Genre | Technology & Engineering |
ISBN | 1461316979 |
From my B.E.E degree at the University of Minnesota and right through my S.M. degree at M.I.T., I had specialized in solid state devices and microelectronics. I made the decision to switch to computer-aided design (CAD) in 1981, only a year or so prior to the introduction of the simulated annealing algorithm by Scott Kirkpatrick, Dan Gelatt, and Mario Vecchi of the IBM Thomas 1. Watson Research Center. Because Prof. Alberto Sangiovanni-Vincentelli, my UC Berkeley advisor, had been a consultant at IBM, I re ceived a copy of the original IBM internal report on simulated annealing approximately the day of its release. Given my background in statistical mechanics and solid state physics, I was immediately impressed by this new combinatorial optimization technique. As Prof. Sangiovanni-Vincentelli had suggested I work in the areas of placement and routing, it was in these realms that I sought to explore this new algorithm. My flJ'St implementation of simulated annealing was for an island-style gate array placement problem. This work is presented in the Appendix of this book. I was quite struck by the effect of a nonzero temperature on what otherwise appears to be a random in terchange algorithm.
VLSI Placement and Routing: The PI Project
Title | VLSI Placement and Routing: The PI Project PDF eBook |
Author | Alan T. Sherman |
Publisher | Springer Science & Business Media |
Pages | 198 |
Release | 2012-12-06 |
Genre | Computers |
ISBN | 1461396581 |
This book provides a superb introduction to and overview of the MIT PI System for custom VLSI placement and routing. Alan Sher man has done an excellent job of collecting and clearly presenting material that was previously available only in various theses, confer ence papers, and memoranda. He has provided here a balanced and comprehensive presentation of the key ideas and techniques used in PI, discussing part of his own Ph. D. work (primarily on the place ment problem) in the context of the overall design of PI and the contributions of the many other PI team members. I began the PI Project in 1981 after learning first-hand how dif ficult it is to manually place modules and route interconnections in a custom VLSI chip. In 1980 Adi Shamir, Leonard Adleman, and I designed a custom VLSI chip for performing RSA encryp tion/decryption [226]. I became fascinated with the combinatorial and algorithmic questions arising in placement and routing, and be gan active research in these areas. The PI Project was started in the belief that many of the most interesting research issues would arise during an actual implementation effort, and secondarily in the hope that a practically useful tool might result. The belief was well-founded, but I had underestimated the difficulty of building a large easily-used software tool for a complex domain; the PI soft ware should be considered as a prototype implementation validating the design choices made.
VLSI Placement and Routing
Title | VLSI Placement and Routing PDF eBook |
Author | Alan Theodore Sherman |
Publisher | |
Pages | 189 |
Release | 1989 |
Genre | Computer-aided design |
ISBN | 9787506212960 |
VLSI Placement and Global Routing Using Simulated Annealing
Title | VLSI Placement and Global Routing Using Simulated Annealing PDF eBook |
Author | Carl Sechen |
Publisher | |
Pages | 310 |
Release | 1988-08-31 |
Genre | |
ISBN | 9781461316985 |
VLSI Physical Design: From Graph Partitioning to Timing Closure
Title | VLSI Physical Design: From Graph Partitioning to Timing Closure PDF eBook |
Author | Andrew B. Kahng |
Publisher | Springer Nature |
Pages | 329 |
Release | 2022-06-14 |
Genre | Technology & Engineering |
ISBN | 3030964159 |
The complexity of modern chip design requires extensive use of specialized software throughout the process. To achieve the best results, a user of this software needs a high-level understanding of the underlying mathematical models and algorithms. In addition, a developer of such software must have a keen understanding of relevant computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact. This book introduces and compares the fundamental algorithms that are used during the IC physical design phase, wherein a geometric chip layout is produced starting from an abstract circuit design. This updated second edition includes recent advancements in the state-of-the-art of physical design, and builds upon foundational coverage of essential and fundamental techniques. Numerous examples and tasks with solutions increase the clarity of presentation and facilitate deeper understanding. A comprehensive set of slides is available on the Internet for each chapter, simplifying use of the book in instructional settings. “This improved, second edition of the book will continue to serve the EDA and design community well. It is a foundational text and reference for the next generation of professionals who will be called on to continue the advancement of our chip design tools and design the most advanced micro-electronics.” Dr. Leon Stok, Vice President, Electronic Design Automation, IBM Systems Group “This is the book I wish I had when I taught EDA in the past, and the one I’m using from now on.” Dr. Louis K. Scheffer, Howard Hughes Medical Institute “I would happily use this book when teaching Physical Design. I know of no other work that’s as comprehensive and up-to-date, with algorithmic focus and clear pseudocode for the key algorithms. The book is beautifully designed!” Prof. John P. Hayes, University of Michigan “The entire field of electronic design automation owes the authors a great debt for providing a single coherent source on physical design that is clear and tutorial in nature, while providing details on key state-of-the-art topics such as timing closure.” Prof. Kurt Keutzer, University of California, Berkeley “An excellent balance of the basics and more advanced concepts, presented by top experts in the field.” Prof. Sachin Sapatnekar, University of Minnesota
Routing Congestion in VLSI Circuits
Title | Routing Congestion in VLSI Circuits PDF eBook |
Author | Prashant Saxena |
Publisher | Springer Science & Business Media |
Pages | 254 |
Release | 2007-04-27 |
Genre | Technology & Engineering |
ISBN | 0387485503 |
This volume provides a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, offers techniques for estimating and relieving congestion, and provides a critical analysis of the accuracy and effectiveness of these techniques. The book includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow. The subjects covered include an explanation of why the problem of congestion is important and how it will trend, plus definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.
Three dimensional VLSI placement and routing
Title | Three dimensional VLSI placement and routing PDF eBook |
Author | James David Vaughn |
Publisher | |
Pages | 332 |
Release | 1994 |
Genre | Integrated circuits |
ISBN |