Efficient VLSI Architectures for Error-correcting Coding
Title | Efficient VLSI Architectures for Error-correcting Coding PDF eBook |
Author | Tong Zhang |
Publisher | |
Pages | 242 |
Release | 2002 |
Genre | |
ISBN |
VLSI Architectures for Modern Error-Correcting Codes
Title | VLSI Architectures for Modern Error-Correcting Codes PDF eBook |
Author | Xinmiao Zhang |
Publisher | CRC Press |
Pages | 410 |
Release | 2017-12-19 |
Genre | Technology & Engineering |
ISBN | 148222965X |
Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optical communications, Flash memories, computer hard drives, sensor networks, and deep-space probing. New-generation and emerging applications demand codes with better error-correcting capability. On the other hand, the design and implementation of those high-gain error-correcting codes pose many challenges. They usually involve complex mathematical computations, and mapping them directly to hardware often leads to very high complexity. VLSI Architectures for Modern Error-Correcting Codes serves as a bridge connecting advancements in coding theory to practical hardware implementations. Instead of focusing on circuit-level design techniques, the book highlights integrated algorithmic and architectural transformations that lead to great improvements on throughput, silicon area requirement, and/or power consumption in the hardware implementation. The goal of this book is to provide a comprehensive and systematic review of available techniques and architectures, so that they can be easily followed by system and hardware designers to develop en/decoder implementations that meet error-correcting performance and cost requirements. This book can be also used as a reference for graduate-level courses on VLSI design and error-correcting coding. Particular emphases are placed on hard- and soft-decision Reed-Solomon (RS) and Bose-Chaudhuri-Hocquenghem (BCH) codes, and binary and non-binary low-density parity-check (LDPC) codes. These codes are among the best candidates for modern and emerging applications due to their good error-correcting performance and lower implementation complexity compared to other codes. To help explain the computations and en/decoder architectures, many examples and case studies are included. More importantly, discussions are provided on the advantages and drawbacks of different implementation approaches and architectures.
Efficient VLSI Architectures for Error Control Coders
Title | Efficient VLSI Architectures for Error Control Coders PDF eBook |
Author | Sang-Min Kim |
Publisher | |
Pages | 274 |
Release | 2006 |
Genre | |
ISBN |
High-speed VLSI Architectures for Error-correcting Codes and Cryptosystems
Title | High-speed VLSI Architectures for Error-correcting Codes and Cryptosystems PDF eBook |
Author | Xinmiao Zhang |
Publisher | |
Pages | 346 |
Release | 2005 |
Genre | |
ISBN |
VLSI Architectures For Soft-Decision Decoding Of Reed-Solomon Codes
Title | VLSI Architectures For Soft-Decision Decoding Of Reed-Solomon Codes PDF eBook |
Author | Jiangli Zhu |
Publisher | LAP Lambert Academic Publishing |
Pages | 184 |
Release | 2012 |
Genre | |
ISBN | 9783659239427 |
Error-correcting coding has become one integral part in nearly all the modern data transmission and storage systems. Due to the powerful error-correcting capability, Reed-Solomon (RS) codes are among the most extensively used error-correcting codes with applications in wireless communications, deep-space probing, magnetic and optical recording, and digital television. Traditional hard-decision decoding (HDD) algorithms of RS codes can correct as many symbol errors as half the minimum distance of the code. Recently, much attention has been paid to algebraic soft-decision decoding (ASD) algorithms of RS codes. These algorithms incorporate channel probabilities into an algebraic interpolation process. As a result, significant coding gain can be achieved with a complexity that is polynomial in codeword length. Practical ASD algorithms include the Koetter-Vardy, low-complexity Chase (LCC) and bit-level generalized minimum distance (BGMD) decodings. This book focuses on the design of efficient VLSI architectures for ASD decoders.
Advanced Hardware Design for Error Correcting Codes
Title | Advanced Hardware Design for Error Correcting Codes PDF eBook |
Author | Cyrille Chavet |
Publisher | Springer |
Pages | 197 |
Release | 2014-10-30 |
Genre | Technology & Engineering |
ISBN | 3319105698 |
This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book’s chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering. • Examines how to optimize the architecture of hardware design for error correcting codes; • Presents error correction codes from theory to optimized architecture for the current and the next generation standards; • Provides coverage of industrial user needs advanced error correcting techniques. Advanced Hardware Design for Error Correcting Codes includes a foreword by Claude Berrou.
Low Complexity, High Speed VLSI Architectures for Error Correction Decoders
Title | Low Complexity, High Speed VLSI Architectures for Error Correction Decoders PDF eBook |
Author | Yanni Chen |
Publisher | |
Pages | 294 |
Release | 2003 |
Genre | |
ISBN |